UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/044,765	01/09/2002	David P. Sonnier	SONNIER 4	8338
47394 HITT GAINES	7590 08/03/200°	7	EXAMINER	
ALCATEL-LUCENT			MATTIS, JASON E	
	PO BOX 832570 RICHARDSON, TX 75083		ART UNIT	PAPER NUMBER
	•	•	2616	
			NOTIFICATION DATE	DELIVERY MODE
			08/03/2007	ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

docket@hittgaines.com

Art Unit: 2616

DETAILED ACTION

1. This Office Action is in response to the Amendment filed 5/21/07. Claims 2, 9, and 16 have been cancelled. Claims 1, 3-8, 10-15, and 17-20 are currently pending in the application.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1, 3-8, 10-15, and 17-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dell et al. (U.S. Publication US 2002/0085578 A1) in view of Lo et al. (U.S. Pat. 6667983 B1) and Lee (U.S. Pat. US 6963576 B1).

With respect to claims 1 and 8, Dell et al. discloses a method in a network system that employs packets having an associated priority (See the abstract and page 8 paragraph 106 for reference to a network switch, which is a network system, that employs packets having an associated priority). Dell et al. also discloses at least two inputs configured to receive packets and at least three packet first-in-first-out buffers (FIFOs) configured to receive packets from the inputs (See page 3 paragraphs

Art Unit: 2616

48-49, page 8 paragraph 107, and Figures 2 and 10 of Dell et al. for reference to crossbar device 206 having inputs connecting to ingress line cards 202 and for reference to a number of routing FIFO queues, which are FIFO buffers configured to receive cells, which are data packets, from the inputs). Dell et al. further discloses summarizing priority of packets from FIFOs, indicating which of the packets contains or is to receive a highest priority, and scheduling the packets for processing based on the summarized priority such that packets in a packet FIFO that contain the highest priority are triggered to be processed before packets in other FIFOs (See page 8 paragraph 107 and page 10 paragraphs 145-153 of Dell et al. for reference to an arbiter receiving bids for packets to be output with the bids summarizing packet priority from packets of the FIFOs and for reference to arbitrating between packets based on priority such that packets in a FIFO that contain the highest priority are always processed before packets in other FIFOs). Although Dell et al. does disclose summarizing packet priority and using packet priority to schedule a packet processing order, as shown above, Dell et al. does not specifically disclose a priority summarizer configured to generate a priority summary of all the packets within each of the inputs and packet FIFOS. Dell et al. also does not specifically disclose the packet FIFOs occupying the same hierarchical level and configured as subsets of packet FIFOs with each of the FIFOs in each of the subsets being coupled to a different one of the inputs.

With respect to claim 15, Dell et al. discloses a crossbar switch that employs packets having an associated priority (See the abstract and page 8 paragraph 106

Art Unit: 2616

for reference to a network switch that employs packets having an associated priority). Dell et al. also disclose at least two physical interfaces with corresponding inputs and outputs and at least two packet first-in-first-out buffers (FIFOs) receiving packets from inputs (See page 3 paragraphs 48-49, page 8 paragraph 107, and Figures 2 and 10 of Dell et al. for reference to crossbar device 206 having inputs and physical interfaces connecting to ingress line cards 202 and outputs connecting to egress line cards 210, for reference to each of the outputs having a number of corresponding routing FIFO queues, which are packet FIFOs, and for reference to each output also having a corresponding FIFO queue, which is a destination FIFO buffer, interposing the routing FIFOs and the outputs). Dell et al. further discloses summarizing priority of packets from FIFOs, indicating which of the packets contains or is to receive a highest priority, and scheduling the packets for processing based on the summarized priority such that packets in a packet FIFO that contain the highest priority are triggered to be processed before packets in other FIFOs (See page 8 paragraph 107 and page 10 paragraphs 145-153 of Dell et al. for reference to an arbiter receiving bids for packets to be output with the bids summarizing packet priority from packets of the FIFOs and for reference to arbitrating between packets based on priority such that packets in a FIFO that contain the highest priority are always processed before packets in other FIFOs). Although Dell et al. does disclose summarizing packet priority and using packet priority to schedule a packet processing order, as shown above, Dell et al. does not specifically disclose a priority summarizer configured to generate a priority summary of all the

Art Unit: 2616

packets within each of the inputs and packet FIFOS. Dell et al. also does not specifically disclose the packet FIFOs occupying a same hierarchical level and configured as subsets of packet FIFOs with each of the FIFOs in each of the subsets being coupled to a different one of the inputs.

With respect to claims 3, 10, and 17, Dell et al. does not disclose that the summary indicates an order in which to transmit packets contained in the FIFOs to a destination FIFO based upon packet priority.

With respect to claims 5, 12, and 19, Dell et al. does not disclose the summarizer generating a summary of packets within each of the packet FIFOs and within each source FIFO.

With respect to claims 1, 3, 5, 8, 10, 12, 15, 17, and 19, Lo et al., in the field of communications, disclose a priority summarizer configured to generate a priority summary of the packets within the inputs and packet FIFOS indicating the FIFO with the highest priority packet (See column 9 line 10 to column 10 line 41 and Figure 7 of Lo et al. for reference to circuit 405, which is a priority summarizer, storing lists of pointers to packets that are waiting in FIFOs to be transmitted with the lists of pointers being organized according to packet priority for each FIFO such that the lists are a priority summary of all packets within the FIFOs with the highest priority list being the list containing the packet with the highest priority). Using a priority summarizer that summarizes every packet in all packet FIFOs has the advantage of allowing all packets to be fairly serviced while giving transmission priority

Art Unit: 2616

to some packets over other packets regardless of the order in which the packets were received.

It would have been obvious for one of ordinary skill in the art at the time of the invention, when presented with the work of Lo et al., to combine using a priority summarizer that summarizes every packet in all packet FIFOs, as disclosed by Lo et al., with the system and method of Dell et al., with the motivation being to allow all packets to be fairly serviced while giving transmission priority to some packets over other packets regardless of the order in which the packets were received.

With respect to claims 1, 8, and 15, Lee, in the field of communications, discloses packet FIFOs each occupying a same hierarchical level configured as subsets of packet FIFOs with each of the FIFOs in each of the subsets being coupled to a different input (See column 2 line 61 to column 3 line 31 and Figure 2 of Lee for reference to grouping virtual output queues of the same hierarchical level in sets with each output port having a different corresponding arbiter 20 that arbitrates among a set of queues with each queue in the set of queues corresponding to a different input, i.e. arbiter 20A for output port 1 arbitrates among a set of virtual queues consisting of VOQ(1,1), VOQ(2,1), VOQ(3,1), and VOQ(4,1) corresponding to different input ports 1, 2, 3, and 4 respectively). Using packet FIFOs configured as subsets of packet FIFOs with each of the FIFOs in each of the subsets being coupled to a different input has the advantage of preventing head-of-line blocking (See column 3 lines 20-31 for reference to this advantage).

Art Unit: 2616

It would have been obvious for one of ordinary skill in the art at the time of the invention, when presented with the work of Krishna et al., to combine using packet FIFOs configured as subsets of packet FIFOs with each of the FIFOs in each of the subsets being coupled to a different input, as suggested by Lee, with the system and method of Dell et al. and Lo et al., with the motivation being to prevent head-of-line blocking.

With respect to claims 4, 11, and 18, Dell et al. discloses that each of the inputs includes a source FIFO (See page 3 paragraph 49 and Figure 2 of Dell et al. for reference to the inputs having queues, which are source FIFOs).

With respect to claims 6, 13, and 20, Dell et al. disclose a destination FIFO and an output with the destination FIFO interposing the packet FIFOs and the output (See page 3 paragraphs 48-49, page 8 paragraph 107, and Figures 2 and 10 of Dell et al. for reference to crossbar device 206 having outputs connecting to egress line cards 210 and for reference to each output having a corresponding FIFO queue, which is a destination FIFO, interposing the routing FIFOs and the outputs). Dell et al. also discloses a scheduler transferring packets from the packet FIFOs toward the destination FIFO for transmission via the output (See pages 8-9, paragraphs 111-120, pages 9-10 paragraphs 128-137, and Figures 12 and 15-16 of Dell et al. for reference to grants being accepted to transmit packets to FIFOs corresponding to outputs such that the packets are then outputted).

With respect to claims 7 and 14, Dell et al. disclose assigning the packet priority based on a priority associated with each of the inputs or a destination (See page

Art Unit: 2616

10 paragraphs 145-153 for reference to selecting packets to transfer both from inputs and toward outputs based on priorities of the inputs an outputs).

Response to Arguments

4. Applicant's arguments filed 5/21/07 have been fully considered but they are not persuasive.

Regarding Applicant's argument that the applied references do not disclose the new limitation stating "each of said n packet FIFOs occupying a same hierarchical level", the Examiner respectfully disagrees. As shown in the current claim rejections above, Lee discloses n packet queues that all occupy the same hierarchical level (See Figure 2 of Lee). Thus Lee does disclose the above quoted newly added claim limitation.

Regarding Applicant's argument that Lo et al. does not disclose scheduling "such that packets in a packet FIFO that contains or is to receive said highest priority packets are triggered to be processed before packets in other of said n packet FIFOs", the examiner agrees; however this argument is moot based on the new grounds of rejection used above. As shown in the current claim rejections above, Dell et al. discloses summarizing priority of packets based on packet bids and scheduling a packet having the highest priority to be processed before packets in other queues (See page 8 paragraph 107 and page 10 paragraphs 145-153 of Dell et al.). In the current rejections, Lo et al. is now used merely to teach a priority summarizer that summarizes

Art Unit: 2616

every packet in all packet FIFOs, while Dell et al. is used to teach the limitation of scheduling packets based on a priority summary. Thus, the current combination of teachings does disclose all newly claimed limitations.

Conclusion

5. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jason E. Mattis whose telephone number is (571) 272-3154. The examiner can normally be reached on M-F 8AM-5:30PM.

Art Unit: 2616

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Huy Vu can be reached on (571) 272-3155. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

jem

HUY D. VU SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2600